question about lv gate
hi,i am learning uer-written model .when i write program about" st6b" model ,i meet a "lv gate "and "hv gate ".I don't know it's implication and how it works .Any help will be appreciated.Thanks
First time here? We are a friendly community of Power Systems Engineers. Check out the FAQ!
hi,i am learning uer-written model .when i write program about" st6b" model ,i meet a "lv gate "and "hv gate ".I don't know it's implication and how it works .Any help will be appreciated.Thanks
It stands for low value and high value gate. The output will be set to the lowest or the highest value of the two input signals. It is equivalent to MIN and MAX funktion.
Asked: 2015-09-28 02:30:10 -0500
Seen: 2,951 times
Last updated: Oct 03 '16
Where can I download PSSE version 33 student?
Can Electric Vehicle be modelled in PSSE ?
Line closure distribution factor-PSS/E
Base Python code for a DC load flow interconnection prospecting study in PSS/e
How to assing an item to a draw in the diagram
Application of Unbalanced Faults in Positive Sequence Dynamic Simulation